Hardware Implementation of Signal Processing in Smart Antenna Systems for High Speed Wireless Communication

نویسندگان

  • Yasuo Kokubun
  • Ryuji Kohno
  • Koichi Ichige
  • Minseok Kim
چکیده

Smart antennas basically attempt to enhance the desired signal power and suppress the interferers by beamforming toward the DOA (direction-of-arrival) of the desired signal and nullsteering in the case of the interferences’ DOAs in line-of-sight (LOS) situation. This paper considers a smart antenna system for cellular base station application. The signals at the base station are received through the scattering process from the local scatterers around the mobile station because the antenna is usually deployed higher than surrounding scatterers. In this case, although the fading across the antenna elements spaced by λ/2 is highly correlated, the AS is typically only a few degrees. Hence, the angle domain approach exploiting the DOA information can be useful. Moreover, only the DOAs are commonly useful channel information in both uplink and downlink channels of Frequency Division Duplex (FDD) systems where each link uses different frequency. This is because the average angular power spectrums in both links are almost identical. Thus, in an uplink, we can estimate the channel parameters with the received data that have passed the channel and apply the estimated DOA information to downlink beamforming. In a downlink channel, smart antenna transmitters can focus the energy to the desired user using the DOA information, and thus reduce the interference for other users. This is the most significant feature of the angle domain approach with DOA estimation. This paper mainly aims at the practical and general applications of signal processing implementation of a smart antenna system for wireless cellular basestation systems. While theoretical studies are useful for analyses and simulation purposes, their implementation in real hardware and their validation with actual measurement data will be a meaningful challenge. This paper studies general signal processing independent of specific communication systems and hardware platforms. This paper proposes the smart antenna system based on the DOA estimation of incident signals, which includes fast DOA estimation and beamforming processors. The prototype system integrating signal processors on field programmable gate arrays (FPGAs) was manufactured and the evaluation testbed was configured. The prototype system employs an 8-element antenna array for 5 GHz band and an RF transceiver for each branch. The functionality of the baseband smart antenna processor was verified through hardware simulations and laboratory experiments. The entire hardware system, including RF, antenna arrays, and air interface, at both the transmitter and receiver configurations were also tested in a radio anechoic chamber. Smart antenna systems, especially those based on DOA estimations, usually require high computational performance for array signal processing. Apart from the hardware complexity

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Hardware Implementation of Smart Antenna Systems for High Speed Wireless Communication

This paper presents some hardware implementation results of DOA (Direction Of Arrival) estimator and beamformer developed by our smart antenna project for high speed wireless data transmission. The present system employs smart antenna, FPGA-based digital signal processor and several analog & digital techniques in RF, IF and digital processing, and can estimate DOAs and do beamforming at very hi...

متن کامل

Optimization Capabilities of LMS and SMI Algorithm for Smart Antenna Systems (RESEARCH NOTE)

In the present paper convergence characteristics of Sample matrix Inversion (SMI) and Least Mean Square (LMS) adaptive beam-forming algorithms (ABFA) are compared for a Smart Antenna System (SAS) in a multipath environment. SAS are employed at base stations for radiating narrow beams at the desired mobile users. The ABFA are incorporated in the digital signal processors for adjusting the weight...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. &#10The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005